Abstract-Through ab-initio quantum transport simulations the logic performance of single-layer InAs, InN, InP, and InSb III-V compounds is analyzed in this paper for n-and p-type applications. The key findings are that (i) the low electron effective masses of all these materials lead to very similar and attractive ON-currents in n-type transistors, but cause a rapid deterioration of their sub-threshold swing as the gate length shrinks to 10 nm and below, (ii) the p-type devices show much smaller and scattered current values that are too low to eventually challenge Si FinFETs, and (iii) the density-of-states bottleneck effect strongly influences the behavior of the n-type devices.
INTRODUCTION
Over the last decade single-layer two-dimensional (2D) materials have emerged as new candidates to realize nextgeneration nanoscale logic switches. After the exfoliation of graphene [1] novel fabrications methods have made possible the discovery of alternative 2D materials such as hexagonal boron nitride (BN) [2] , molybdenum disulfide (MoS 2 ) [3] , and more recently phosphorene, i.e. single-layer black phosphorus [4] . The number of monolayer 2D crystals that have been isolated so far remains very low, thus leaving unexplored thousands of components with potentially exciting electrical, thermal, and/or optical properties.
In order to support the on-going experimental efforts computer simulations based on ab-initio methods, e.g. density-functional theory (DFT) [5] , can be deployed to determine the stability of monolayer structures. Such studies have been applied to III-V compounds. Among them the family of InX (X = N, P, As, and Sb) has been predicted to exist at room temperature, either in a single-layer hexagonal honeycomb (InN) or buckled honeycomb (InAs, InP, and InSb) lattice, as illustrated in Fig. 1 .
To date only material characterizations and electronic structure calculations have been reported for the aforementioned 2D materials [6] . With semiconductor-like band gaps in the range of 1.2 to 1.8 eV and small transport effective masses going from 0.07 to 0.13 m 0 the InX monolayers could find potential applications as future ultra-scaled transistors beyond Si FinFETs. This scenario has not been investigated so far. Here, we therefore go one step further and present the first abinitio ballistic quantum transport simulations of single-layer nand p-type double-gate field-effect transistors (FETs) with an InX channel. After a short summary of the modeling approach a detailed analysis of the device performance will be provided. While ON-current values larger than 5 mA/µm can be reached by all materials in the n-type configuration, the p-type results are more modest (I ON below 1.8 mA/µm) and the scaling of the gate length below 10 nm, even with a double-gate contact, does not appear as a reasonable option.
SIMULATION APPROACH
The performed quantum transport simulations rely on the first-principles approach introduced in Ref. [7] . The whole process starts with the DFT calculation of the primitive unit cell of each semiconductor with the plane-wave code VASP [8] . The projector augmented wave (PAW) method and the generalized gradient approximation (GGA) with the Perdew-Burke-Ernzerhof (PBE) parametrization [9] have been used for the ionic structural relaxations, whereas the Heyd-Scuseria-Ernzerhof (HSE06) hybrid functionals [10] have been employed for the exchange-correlation potential and to compute the desired electronic bandstructures. A cutoff energy of 500 eV has been set to the plane-wave basis and a 8 × 1 × 8 Γ k-point mesh has been utilized throughout all calculations. A vacuum spacing of 15Å has been introduced to ensure that interactions between the single-layer and their images are negligible. The resulting structural parameters (lattice constant and buckling height) are listed in Table I .
As a next step the plane-wave outputs of VASP have been transformed into a set of maximally localized Wannier functions (MLWFs) with the WANNIER90 tool [11] . By considering four orbitals per In and "X" atom four valence and four conduction bands have been produced. The disentanglement of the subspace of the 8 Wannier functions has been done over an energy window that contains all valence bands and the two lowest conduction bands. The quadratic spread of each MLWFs has been found to be less than or approximately 3Å
2 . Finally, a tight-binding-like Hamiltonian has been constructed for the entire device structure based on the MLWFs of each primitive unit cell. It accurately reproduces the original DFT bandstructures, as can be seen in Fig. 2 . After transferring the generated Hamiltonian into a state-of-the-art atomistic quantum transport simulator that self-consistently solves the Schrödinger and Poisson equations [12] the I-V characteristics of ultra-scaled single-layer InX transistors have been calculated and compared to each other.
RESULTS
The n-and p-type device structures examined in this work are schematized in Fig. 1 Figs. 1 and 2 , respectively, together with the corresponding electron and hole effective masses at the conduction and valence band extrema. The InX monolayers have an direct band gap between Γ (CB) and K (VB), except InN, for which CB min and V B max are at Γ.
The intrinsic transfer characteristics of the monolayer InSb n-and p-FET are plotted in Fig. 3 on a linear and logarithmic scale. The effect of the contact resistances has not been taken into account in these simulations. It is expected to significantly reduce the extracted currents. Consequently, the computed ON-currents should be much larger than 1 mA/µm, the typical Si FinFET value [13] , to be competitive with this architecture. This is the case of single-layer InSb, which offers the best compromise between high n-and p-type performance although a strong asymmetry exists between them: the I ON of the n-FET exceeds that of the p-FET by a factor of 2.5 (4.8 vs. 1.8 mA/µ/m), but also that of Si FinFETs by a factor of ∼5. A careful inspection of the electron m e and hole m h effective masses in Table  II explains this inbalance, m e being ∼9 times smaller than m h .
The ON-current of 2-D InSb n-FETs certainly benefits from the underlying low electron transport effective mass, but the latter has a negative impact on the scalability of such devices because it contributes to a drastic increase of source-to-drain (S-to-D) tunneling. This effect can be clearly seen in Fig. 3(c) : the OFF current rapidly increases as the gate length L g goes down from 15 to 5 nm. To understand the homogeneity (variability) in the n-(p-)FET ON-currents it is useful to inspect the charge density at the top-of-the-potential-barrier (ToB) in all simulated devices. These quantities are illustrated in Fig. 5 , where the extraction method is also described. It can be observed that the slope of the electron concentration at the ToB, which is proportional to the gate capacitance, differs from one channel material to the other. The one with the largest effective mass (InN) has the steepest slope. This finding definitively indicates that the n-type switches operate close to their quantum capacitance limit so that the density-of-states (DOS) bottleneck plays a major role and compensates for the higher injection velocity of materials with a smaller effective mass, see Fig. 6(a) for the velocity and ToB charge results. This is not the case of the p-FETs, where the slope of the hole density at the ToB does not vary much from one monolayer to the other. Hence, the ON-current is inversely proportional to the hole effective mass and is not influence by the DOS bottleneck.
Finally, the scalability of the InX n-and p-type transistors is studied in Fig. 6(b-c) . To do that, the gate length of all devices has been reduced from 15 to 10 and then 5 nm before the sub-threshold swing SS has been extracted. As mentioned above, at L g =15 nm, the double-gate configuration provides an excellent electrostatic integrity and allows for a quasi-ideal behavior. When L g reaches 10 nm, SS slightly increases to ∼80 mV/dec, which remains an acceptable value. In the shortest structures, the inflation of SS becomes so large that no proper switching operation is possible. It can be observed that the slope of the electron concentration at the ToB differs from one channel material to the other. The one with the largest effective mass (InN) has the steepest slope. This finding definitively indicates that the n-type switches operate close to their quantum capacitance limit so that the density-of-states (DOS) bottleneck plays a major role and compensates for the higher injection velocity of materials with a smaller effective mass for the velocity and ToB charge results. This is not the case of the p-FETs, where the slope of the hole density at the ToB does not vary much from one monolayer to the other. Hence, the ON-current is inversely proportional to the hole effective mass and is not influence by the DOS bottleneck. ), but for a p-type FET. The gate length of all devices has been reduced from 15 to 10 and then 5 nm before the sub-threshold swing SS has been extracted. When Lg reaches 10 nm, SS slightly increases to ∼80 mV/dec. In the shortest structures, the SS becomes so large that no proper switching operation is possible.
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